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 
Abstract—This paper presents a novel general design method of 
frequency varying impedance matching. The method is applied to 
design of a broadband high-efficiency power amplifier (PA). The 
proposed method defines the optimal impedance regions of a PA 
at several frequency sections over the operational frequency band. 
These regions contain the impedances that can achieve a high 
output power and a high power added efficiency (PAE) 
simultaneously. A low-pass LC-ladder circuit is selected as the 
matching network (MN). The element values of the MN can be 
obtained using a synthesizing method based on stochastic reduced 
order models and Voronoi partition. The MN provides desired 
impedance in the predefined optimal impedance region at each 
frequency section. Thus, optimal output power and PAE of the PA 
can be achieved. To validate the proposed method, two 
eighth-order low-pass LC-ladder networks are designed as the 
input and output matching networks, respectively. A GaN HEMT 
from Cree is employed as the active device. Packaging parasitic of 
the transistor has been taken into account. A PA is designed, 
fabricated and measured. The measurement results show that the 
PA can achieve P1dB PAE of better than 60% over a fractional 
bandwidth of 160% (0.2-1.8 GHz). The output power is 42-45dBm 
(16-32 W) and the gain is 12 -15 dB. The performance of the PA 
outperforms existing broadband high-efficiency PAs in many 
aspects which demonstrates the excellence of the proposed 
method.  
 
Index Terms— Broadband PA, GaN HEMT, high-efficiency 
PA, power amplifier, Stochastic reduced order model, Voronoi 
partition, wideband matching network.   
I. INTRODUCTION 
OWER amplifiers (PAs) are essential devices of many 
communication systems. The features of a PA regarding the 
bandwidth, power gain, linearity, output power and power 
added efficiency (PAE) could significantly affect the overall 
performance of the system. A high-power, high-efficiency 
broadband PA is in high demand by the industry and market. 
Consequently, a lot of research effort has been made in this area 
to achieve better performance. 
To achieve a high-efficiency PA, designs reported in the 
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literature have adopted techniques such as class E [1]-[8], class 
D [9], [10], class F/F
-1
 [11]-[16] and Doherty structures 
[17]-[21]. Although these methods enhance the efficiency of a 
PA, the requirement on accurate waveform engineering would 
restrict the bandwidth. Hence, to broaden the bandwidth of a 
PA, some designs such as [22]-[25] use a filter-type matching 
network (MN) to match the fixed optimal impedance at the 
center frequency of the PA over a wide bandwidth. This 
technique achieves the optimal performance at the center 
frequency and compromises the performance at other 
frequencies over the band at a reasonable level. However, this 
method requires the optimal impedance across the band to be 
relatively close to each other. Therefore, this approach is not 
applicable for the design where the optimal impedance is not 
close to each other, which is almost always the case in a 
multi-octave PA design.  
Conventional computer aided design (CAD) tools can be 
used for this kind of problems. However, CAD optimizers 
require good initial element values to start with[17], [25]. 
Methods such as the real frequency technique[38] and Bayesian 
optimization[37] can be applied to solve the problem. 
However, a proper initial guess or data training will be required 
for such optimizers which can be very time consuming [39]. 
This paper presents a simple and effective method for the 
design of broadband high-efficiency PAs. This new approach 
divides the wide frequency band into several frequency 
sections. At each frequency section, an optimal impedance 
region will be obtained, where the output power and PAE of the 
PA can be optimised. The main advantage of the proposed 
method is that the MN can be obtained using the Stochastic 
reduced order model (SROM) method and Voronoi partition 
directly. No initial guess or data training is required. The paper 
is organized as follows. The design method is detailed and 
explained in Section II, including how to define the optimal 
impedance regions and how to match the impedance with a 
low-pass LC-ladder network. Source-pull/load-pull simulations 
are performed to obtain the frequency dependent optimal 
impedance regions for the PA in Sections II. As an example, the 
proposed design method is used to design a matching network 
in Section III, and the MN is fabricated and measured to 
validate the method. In Section IV, A 25-W Cree GaN HEMT 
CGH40025F is used to design a PA, whose package parasitic is 
carefully analyzed. The measurement results of the PA are 
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presented and discussed. Conclusions are finally drawn in 
Section V. 
II. PROPOSED DESIGN METHOD 
A. Broadband High Power High-Efficiency PA Analysis 
The impedances presented to the gate and drain of a 
transistor could significantly affect the performance of a PA. 
Therefore, MNs with desired impedance are required for the 
transistor to achieve high performance. For broadband PA 
design, the impedances to achieve high PAE or high output 
power are usually different at different frequencies. Source-pull 
and load-pull techniques can be applied to find the optimal 
impedances for the PAE and output power. Fig. 1 shows the 
PAE contours from 0.2 GHz to 1.8 GHz of a CGH40025F 
transistor in a Smith Chart. The contours vary with frequency 
and are quite different from each other. Consequently, to design 
an efficient high power PA over an ultra-wide bandwidth, the 
optimal impedances should be implemented at different 
frequency regions across the band, instead of at the center 
frequency.  
It is very common that the output power and PAE contours 
are not identical as shown in Fig. 2. The impedance to 
maximize the PAE could limit the output power and vice versa. 
An optimal impedance region at each frequency region should 
be defined, which contains the impedance values that allows 
the PA to achieve high performance with a PAE and an output 
power better than the lowest acceptable levels as shown in Fig. 
2. 
B. Frequency-Dependent Optimal Impedance Regions 
The design methods reported in [7][23][24] that used the 
optimal impedance at the center frequency for the whole 
frequency band may not be the best for a multi-octave PA 
design. The entire bandwidth can be separated into several 
frequency sections. The optimal impedance region at the center 
frequency of each frequency section can be selected to 
represent the optimal impedance of this frequency section. In 
the literature, it is very common that designers simply divide 
the frequency band in to several sections evenly such as 
[2][22][23][25]. It is very important to notice that for an 
ultra-wide band design, the variation of the optimal impedance 
across the band is not uniform. As shown in shown in Fig. 1, the 
PAE optimal impedance of a CGH40025F is simulated from 
0.2 GHz to 1.8 GHz with a step of 0.1 GHz. As Fig. 1 shows, 
the optimal impedances are getting closer at higher frequencies.  
Hence, more frequency sections should be set at lower 
frequencies to ensure that the optimal impedance at the center 
frequency of the section can maintain the desired performance 
over the corresponding frequency section. Thus, the separation 
of the frequency band should be based on the variation of the 
optimal impedances across the bandwidth. 
The optimal impedance regions can be chosen based on the 
desired features of a PA such as the power gain, linearity, 
output power and PAE. In this paper, high output power and 
high PAE are the main design targets. The optimal impedance 
regions across the band are defined and modeled as follows: 
1) Divide the entire operation bandwidth into k frequency 
sections. The number of frequency sections depends on the 
bandwidth and the variation of optimal impedances at 
different frequencies.  
2) For each frequency section, the output power and PAE 
contours of the center frequency of this section can be 
obtained via source-pull/load-pull simulation. The 
boundary of the contours is defined by the lowest output 
power and PAE acceptable for the design. The overlap 
region of output power and PAE contours is selected to be 
the optimal impedance region (shaded area in Fig. 2). If the 
contours do not overlap, a sacrifice is necessary to extend 
the PAE or output power contours until they have an 
overlap region (if the output power is the priority concern, 
the lowest acceptable PAE level should be reduced and 
vice versa).  
3) For mathematical convenience, the optimal impedance 
region can be approximated by two circles as shown in Fig. 
2. Any three non-collinear points can define the 
circumference of one circle, and one circle only. Two 
intercept points of the PAE and output power contour 
boundaries and another point on the PAE contour boundary 
inside the output power contour will define the PAE circle. 
The circle of output power can be defined likewise. Then 
the overlap region of the PAE and output power circles is 
defined as the optimal impedance region. The impedance 
values of the region can be expressed as a function of 
frequency as: 
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Fig. 1. PAE optimal impedance of a CGH40025F transistor at different 
frequencies (0.3, 0.6, 1 and 1.8 GHz). 
 
 
 
Fig. 2. PAE contours, output power contours and the definition of an optimal 
impedance region at 1 GHz of a CGH40025F. 
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where ωx=2πfx, x=1, 2,.., k, where k is the number of frequency 
sections. dP and dEff are the Euclidean distance from the 
impedance point to the center of the PAE and output power 
circles, rP and rEff are the radius of the PAE and output power 
circles respectively.  
The optimal impedance region at each frequency section 
across the desired bandwidth can be obtained as described 
above. The input impedance of the MN seen by the transistor at 
each frequency section should be constrained to the 
corresponding optimal impedance region. This approach will 
enable the output power and PAE of a PA to be better than the 
pre-defined level over the whole operational band. Also, some 
other features of a PA such as noise figure or gain can be 
included to define the optimal region as well if required. 
C. Synthesis of the Matching Networks  
Once the optimal impedance regions across the entire 
bandwidth are defined, the task resides in realizing the desired 
impedances using a proper circuit topology. A low-pass 
LC-ladder matching network with a DC block capacitor as 
shown in Fig. 3 is chosen as the MN due to its desired in-band 
and out-of-band behavior as analyzed in [6], [27]. The input 
impedance of the MN can be described as a function of 
frequency and element values. Firstly, the MN can be treated as 
a cascaded structure of several LC sections. The ABCD matrix 
of the MN can be expressed [28] as: 
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where n is the number of LC-ladder sections used in the 
network, Li and Ci are the i
th
 inductor and capacitor values. The 
input impedance Zin of the MN can be described [28] by: 
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where A, B, C and D are the values obtained in (2) and Zload is 
the load resistance of the MN, typically 50 Ω for most 
applications. With the expression of (3), the input impedance at 
each frequency section of the MN can be obtained once the LC 
values are known.  
The problem now resides in choosing proper LC values to 
ensure Zin of the MN at each frequency section is inside the 
optimal impedance regions defined by (1). The MN should 
enable the device to achieve optimal performance across the 
whole bandwidth. Although some commercially available 
software such as ADS and AWR are useful in broadband 
impedance matching, the built-in optimizer is limited by high 
dimensional variables or strict optimization goals. Another 
solution is to use the Monte Carlo (MC) simulation to search all  
the possible values of the LC components exhaustively, and 
then select the LC values fulfilling the design requirements. 
The MC method requires massive calculation due to many 
possible LC values to be examined. Alternatively, the LC 
values can be obtained in a more efficient way. The ideal is 
inspired by a novel statistical approach referred to as the 
stochastic reduced order model (SROM) method [36]. Unlike 
MC, the SROM method only needs to examine a very small 
number of samples but produces the results almost as accurate 
as that of the MC method. The SROM method is applied to the 
Voronoi partition [29] to divide the possible values of variables 
into several regions based on the statistical properties of the 
variables. Then, a sample at the centroid of each region is used 
to represent all the points in this region. An example is shown 
in Fig. 4 illustrating the Voronoi partition of a two-dimension 
variable. This method only looks at representative samples 
obtained using the Voronoi partition, but the effect is nearly 
equivalent to the MC method by checking all the possible 
samples. Hence, in this paper, the Voronoi partition (the 
nucleus of the SROM method) is used to choose the LC values 
for MNs efficiently. 
To perform the Voronoi partition, the input variable needs to 
be known beforehand. The dimension of the input variable is 
equal to the number of variables, e.g., the number of L and C 
components in the MN. In this way, each sample in the input 
variable contains a set of LC values for a possible realization of 
the MN. The Voronoi partition of the components values for the 
proposed MN can be realized in the following steps: 
1) It can be assumed that the number of LC sections used in 
the MN is n (i.e., n inductors and n capacitors).  Let X be an 
input variable with a dimension of 2n. Each dimension of 
X describes a set of component values (either L or C) in the 
circuit, i.e., X = [𝐿1, 𝐿2, … , 𝐿𝑛, 𝐶1, 𝐶2, … , 𝐶𝑛]. The Voronoi 
partition of the input variable X with 2n dimensions can be 
constructed as shown in Fig. 4 (a two-dimension diagram 
is shown as an example).  
2) Divide the range of the possible L or C component values 
into m Voronoi regions for each dimension of X, based on 
the distribution in the variation range. Then select one 
sample at each section as a representative following the 
distribution of the component value between its upper and 
lower limits. The value of m can be heuristically chosen 
depending on the affordable number of trials. 
Theoretically, a greater value of m yields a higher 
probability of obtaining the optimum solution. In practice, 
the solution that meets the design requirement can be 
obtained even using a small value of m. 
3) The m samples of X are obtained as: the ith (1 ≤ i ≤ m) 
 
Fig. 3. A low-pass LC-ladder matching network with a DC block. 
 
 
Fig. 4. Illustration of the Voronoi partition and the optimal subset (a 
two-dimension diagram is shown as an example. In a real design the 
number of variable dimensions may be higher). 
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sample of X contains 2n values (i.e., from the ith sample of 
𝐿1  to the i
th sample of Cn). Each element in sample 
(x̃(1), … , x̃(m)) should be the centroid of the ith Voronoi 
region [35]. Now, the infinite number of possible values 
for X is reduced to 2n×m samples. 
4) With the LC values in the obtained samples from Voronoi 
partition, equations (2) and (3) can be used to calculate the 
corresponding input impedance Zin ( x) of each sample. 
The shortest Euclidean distance from the input impedance 
to the output power and PAE contour dP
(m)( x) and dEff
(m)
 
(  x) can be calculated. If 1)(/)()( xPx
m
P rd  and
1)(/)()( xEffx
m
Eff rd  , it indicates that the input 
impedances of the mth sample are in the optimal impedance 
regions over the desired band. The values in this sample 
can be used to synthesize the MN.  
5) If no subset can meet the requirements, the shortest 
Euclidean distance from the input impedance to the 
optimal impedance region should be calculated. The 
matching quality of the sample can be evaluated by: 
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where the )()( x
m
ind  is the shortest Euclidean distance from 
the input impedance of the m
th
 sample at x
th
 frequency 
section to the corresponding optimal impedance region. 
The m
th
 sample that has the minimum )(m will be selected 
as the optimum subset for further optimization. Repeat the 
Voronoi partition for the optimum subset as shown in Fig. 
4 until the requirements are satisfied. If the requirements 
cannot be satisfied after repeating the partition, it indicates 
that the obligation cannot be met with the current order of 
the MN. Herein, it will be necessary to increase the order 
of the MN or decrease the lowest limits of the output power 
and PAE and start again from Step 1. A practical design 
procedure is shown in Section III. 
 
Using the proposed method, only 2n×m samples need to be 
checked, which significantly reduced the calculation 
complexity. The solution of the LC values obtained using this 
method may not be the best one because the calculation cannot 
include every single possible combination of LC values. 
However, it is sufficient to obtain a solution that could ensure 
the input impedance at each frequency section is inside the 
corresponding optimal impedance region. An infinitely small 
separation of the LC value samples and an infinite order of the 
MN will offer a very accurate result, whereas the 
implementation will be very computationally intensive [36]. 
Consequently, the trade-off between accuracy and computation 
cost should be considered when determining the size of the 
separation and the number of iterations. 
III. DESIGN AND IMPLEMENTATION OF THE  MATCHING 
NETWORKS 
In this section, a PA covering the frequency band of 0.2 GHz 
to 1.8 GHz is designed to verify the proposed method. The 
output power of the PA is expected to be higher than 42 dBm 
across the band, and the PAE at the 1 dB compression point is 
desired to be better than 60%.  
A. Load-pull Simulation 
Gallium nitride (GaN) high electron mobility transistors 
(HEMTs) have been widely adopted in broadband 
high-efficiency PA designs [6], [16], [17], [25]. An unmatched 
25-W Cree GaN HEMT CGH40025F is chosen for this PA 
design. This transistor has a breakdown voltage up to 84 V and 
a saturation drain current of 5.4 A. Intrinsic waveforms of the 
transistor are simulated by using CAD tools to investigate the 
operation of the transistor. The transistor is sealed in the Cree 
400166 package. To minimize the parasitic effect introduced by 
the package, the intrinsic and extrinsic elements are calculated 
using the method provided in [6], [30]. These parasitic effects 
should be included in source-pull/load-pull simulations to 
predict the optimal impedance regions of the transistor. 
The source-pull/load-pull simulation was carried out to find 
the optimal impedance. The simulation is performed using 
ADS with the transistor model provided by the manufacturer. 
The device is biased at 28 V drain voltage and -3.2 V gate 
voltage (IDQ=50mA). The input power is 30 dBm. 
The desired operation bandwidth in this work is 0.2 GHz-1.8 
GHz. The operational band is divided into 4 frequency sections 
as discussed and shown in Fig. 1. Then load-pull simulation is 
conducted to obtain the output power and PAE contours. The  
design goals require an output power higher than 42 dBm and a 
PAE better than 60% across the band. The optimal impedance 
regions which satisfy the design goals are defined using the 
method in Section II and then extracted from the load-pull 
simulation as shown in Fig. 5. Then the method described in 
Section II was used to design the output matching network 
(OMN). The input matching network (IMN) can be designed 
via the same procedure. 
B. OMN Design  
  
 
(a) 
 
 
(b) 
  
 
(c) 
 
 
(d) 
 
Fig. 5. The simulation results of optimal impedance regions at (a) 0.3 GHz, (b) 
0.6 GHz, (c) 1 GHz, (d) 1.8 GHz. 
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This section presents details of the design and 
implementation of the OMN using the method above. Firstly, 
the order of the LC sections for the OMN should be determined  
[27]. A wider bandwidth and a greater range of impedance 
variations usually require higher order designs. On the other 
hand, a higher order matching network is typically lossier. The  
design process starts with the number of the LC sections n=1. 
Then n is increased until the requirement is satisfied. It was 
found by calculation [27] that when n=4 (for an eighth-order 
LC network), the impedance at each frequency section is inside 
the corresponding optimal impedance region. A 33-pF 
capacitor is added as a DC block at the end of the LC-ladder 
network and considered in the circuit optimization. The 
matching network circuit is shown in Fig. 3. 
The Voronoi partition of the LC values are constructed as X 
= [𝐿1, 𝐿2, … , 𝐿𝑛, 𝐶1, 𝐶2, … , 𝐶𝑛]. To define the Voronoi partition, 
the elements of L and C are uniformly divided into several 
samples from 0 nH to 30 nH and 0 pF to 30 pF into 16 steps, 
respectively. The greatest values of the inductances and 
capacitances are high enough for the operational frequency 
range. The number of samples m is selected to be 16. Then the 
input impedance at each frequency section for all samples of 
LC combinations were computed by (2) and (3). Then an 
investigation was conducted to check whether the 
  
(a) (b) 
  
(c) (d) 
 
Fig. 6. The input impedance of the first optimal subset. (a) 0.3 GHz, (b) 0.6 
GHz, (c) 1 GHz and (d) 1.8 GHz. 
 
  
(a) (b) 
  
(c) (d) 
 
Fig. 7. The input impedance of the second optimal subset. (a) 0.3 GHz. (b) 0.6 
GHz. (c) 1 GHz and (d) 1.8 GHz. 
  
(a) (b) 
  
(c) (d) 
 
Fig. 8. The input impedance of the third optimal subset. (a) 0.3 GHz. (b) 0.6 
GHz. (c) 1 GHz and (d) 1.8 GHz. 
 
 
 
 
 
TABLE I 
VALUES OF LC ELEMENTS FOR EACH OPTIMAL SUBSET 
 
Optimal 
Subset 
L (nH) C (pF) 
L1 L2 L3 L4 C1 C2 C3 C4 
1 2 2 2 4 2 2 6 2 
2 1 2 2 4 1 2 5 2 
3 0.5 1.6 1.9 4.6 1.1 2.6 4.6 2.7 
         
 
              
 
(a)                                                                  (b) 
 
 
 
(c) 
 
Fig. 9. Output matching network. (a) Implemented OMN (b) fabricated OMN, 
(c) Comparsion between the measured and simulated OMN input 
impedance. 
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corresponding input impedances of the samples are inside the 
predefined optimal impedance regions. Since no sample can 
satisfy the design goal, the matching quality of was calculated 
by (4). The optimal subset with X= [2 nH, 2 nH, 2 nH, 4 nH, 2 
pF, 2 pF, 6 pF, 2 pF] is found to have the best matching quality 
and selected for further optimization. The values of the selected 
optimal subset are divided again. The process was repeated 
until the matching requirements have been meet.  
For this design, the optimum subset containing the LC 
combination that satisfies the design goals has been found in 
the third-round Voronoi partition. All the three optimal subsets 
selected by the process are shown along with the corresponding 
LC element values in Table I. The input impedances realized by 
each optimal subset and the predefined optimal impedance 
regions are illustrated in Fig. 6-Fig. 8. The input impedances of 
the second-round subset are inside the optimal impedance  
regions except the impedance at 1.8 GHz. With the third-round 
optimal subset, the input impedance at each frequency section 
is constrained in the corresponding optimal impedance region, 
which will ensure that the design goals will be satisfied.  
C. OMN Implementation 
Since the availability of high-quality inductors and 
capacitors to implement the design is quite limited, a 
distributed element version of the OMN is designed and 
fabricated. All the LC components are realized by transmission 
lines expect the DC block capacitor [28]. The inductors are 
implemented by high-impedance transmission lines while the 
capacitors are realized by low-impedance open stubs. It should 
be mentioned that the effects of shunt susceptance of the 
high-impedance lines and the series reactance of the 
low-impedance stubs should also be considered [34]. The 
lengths of inductive lines and capacitive open stubs should 
satisfy: 
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where L and C are the lumped element values for inductors and 
capacitors from Table I, 𝜆𝑔𝐿  and 𝜆𝑔𝐶  are the guided 
wavelengths for high-impedance transmission lines and open 
stubs respectively. They can be calculated by equations 
provided in [32]. The OMN is implemented on a Rogers 4350B 
substrate with a thickness of 1.52 mm, 𝜀𝑟 = 3.48 and a copper 
thickness of 35 µm. The realized distributed-element OMN was 
further optimized to achieve the pre-defined optimal 
performance. The implemented OMN layout and 
corresponding size are illustrated in Fig. 9(a). The fabricated 
OMN is shown in Fig. 9(b) and the comparison between the 
measured and simulated OMN input impedance is shown in 
Fig. 9 (c). A 50 Ω transmission line is cascaded to the 
DC-blocking capacitor to connect it to an SMA connector. For 
the IMN, the same procedure used to design and implement the 
OMN was used. 
IV. PA FABRICATION AND MEASUREMENT 
The PA is realized by connecting the IMN and OMN to the 
gate and the drain of the transistor, respectively. Importantly, 
the stability of the PA should be taken into consideration. DC 
power supplies for the gate and the drain of the transistor are 
connected by 22-nH inductors to prevent the leakage of RF into 
DC. A 100 Ω resistor is added in parallel with the inductor of 
the gate DC supply trail to improve the stability of the 
amplifier. A photograph of the fabricated PA and the 
measurement setup is shown in Fig. 10.  
The simulated voltage and current waveforms on the 
intrinsic drain at 0.6 GHz and 1.3 GHz are shown in Fig. 11. 
The input power level is 30 dBm. The overlap between the 
voltage and current is relatively small which indicates that the 
PA can achieve high-efficiency performance. 
 
 
 
Fig. 10. Photo of the fabricated PA and the measurement setup. 
 
    
 
(a) 
 
 
 
(b) 
 
Fig. 11. Simulated voltage and current drain waveforms at: (a) 0.6 GHz and (b) 
1.3 GHz. 
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The fabricated PA has been measured with a continues-wave 
(CW) signal to examine the large signal performance. A single- 
tone signal was generated by a Keithley 2920 RF signal 
generator. Due to that the input power required by the PA is up 
to 32 dBm, a buffer amplifier was used to boost the input 
power. The output power of the designed PA was measured 
using a power meter (Rohde & Schwarz NRP-Z85). 
The PA was designed to achieve a PAE better than 60% and 
an output power higher than 42 dBm from 0.2 GHz to 1.8 GHz. 
To verify the proposed design method, the PA is firstly 
measured across the band with 28 V drain voltage, -3.2 V gate 
voltage and a sweeping input power. The measured PAE and 
output power are illustrated versus the input power in Fig. 12 
and Fig. 13 respectively. It can be seen in  Fig. 13 that the 
output has a trend of being compressed when the input power is 
greater than 28 dBm and the corresponding PAE is also 
saturated as shown in Fig. 12. The design requirement of a PAE 
better than 60% and the output power higher than 42 dBm can 
be achieved simultaneously with an input power of 30 dBm. 
 Then the PA is meausred by sweeping the drain voltage 
while fixing the the input power and the gate voltage at 30 dBm 
and -3.2 V, respectively. Fig. 14 shows the measured result of 
PAE, output power and gain versus drain voltage at 1.3 GHz. 
The maximum PAE (74%) is achieved at 28 V drain voltage.  
The comparison between the measured and simulated gain, 
PAE and output power is illustrated in Fig. 15. It can be 
observed that the measured PAE has two peaks which agree  
with the simulation. The measured PAE is higher than that of 
the simulation at lower frequencies 0.2-0.9 GHz and is lower at 
higher frequencies 1.1-1.8 GHz. The difference between the 
measured and simulated PAE over the band is less than 10%. 
Also, the trend of simulated and measured output power is 
consistent with a difference of less than 1.5 dB. This work has 
achieved the state-of-the-art performance in terms of 
bandwidth and efficiency.  The comparison with similar 
broadband PAs is shown in Table II. This PA has achieved a 
PAE of 60-82%, an output power of 42-45 dBm (16-32 W) and 
a gain of 12-15 dB over a frequency band from 0.2-1.8 GHz. 
This PA has a much wider operational bandwidth compared to 
those PA with similar efficiency performance, and a higher 
efficiency compared with those with similar bandwidths. The 
PA in [6] has achieved a similar efficiency. However the 
fractional bandwidth is only 84% (fH:fL=2.4:1). The proposed 
work can achieve the same level of efficiency with a bandwidth 
of 160% (fH:fL=9:1). To the authors’ best knowledge, no other 
work has achieved high efficiency with such a wide bandwidth. 
The achieved operation bandwidth and efficiency of this design 
is better than all other work reported so far.  
V. CONCLUSIONS 
Owing to the variation of optimal impedances for high PAE 
across a wide bandwidth, the design methods of the matching 
network reported in the literature require an initial guess, data 
training or complex optimization algorithms which 
significantly increase the design difficulty. This paper has 
presented a general method to design frequency varying 
impedances matching networks which can be applied to the 
design of broadband high-efficiency PAs. The wide frequency 
band has been divided into several frequency sections based on 
 
 
Fig. 12. Measured PAE versus input power at 0.3, 0.6, 0.9, 1.2, 1.5 and 1.8 
GHz. 
 
 
 
Fig. 13. Measured output power  versus input power at 0.3, 0.6, 0.9, 1.2, 1.5 and 
1.8 GHz.. 
 
 
 
Fig. 14. Measured drain efficiency, PAE, output power and gain versus drain 
voltage at 1.3 GHz. 
 
 
 
Fig. 15. Comparsion between the measured and simulated PAE, gain, and output 
power (VDS=28 V, VGS=-3.2 V and PIN=30 dBm). 
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the optimal impedance over the band. The optimal source and 
load impedances for a transistor have been defined by optimal 
impedance regions at different frequency sections instead of a 
fixed value at the center of the desired band. A low-pass 
LC-ladder network has been applied to match the predefined 
optimal impedance regions. The simplification of the design 
and optimization of the matching networks have been made 
possible by using the SROM and Voronoi partition. The 
designed PA has been fabricated and measured to validate the 
proposed method. The large signal experimental results have 
shown a PAE of 60-82%, a gain of 12-15 dB and an output 
power between 42-45 dBm (16-32 W) over a 160% fractional 
bandwidth from 0.2 GHz to 1.8 GHz. The state-of-the-art 
performance is better than any previous reported work. The 
results have demonstrated the potential of the proposed method 
to design high performance amplifiers for future 
communication systems. 
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